



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/816,328

03/31/2004

Mark David Lippett

SNSY-1397

9131

45546

7590

11/22/2010

COWARE C/O MURABITO, HAO & BARNES LLP  
TWO NORTH MARKET STREET  
THIRD FLOOR  
SAN JOSE, CA 95113

EXAMINER

KAWSAR, ABDULLAH AL

ART UNIT

PAPER NUMBER

2195

MAIL DATE

DELIVERY MODE

11/22/2010

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/816,328	<b>Applicant(s)</b> LIPPETT, MARK DAVID	
	<b>Examiner</b> ABDULLAH AL KAWSAR	<b>Art Unit</b> 2195	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 02 November 2010.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-61 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-61 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 September 2008 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                    | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)         | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                          |

**DETAILED ACTION**

1. Claims 1-61 are pending.

***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 1-61 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

- a. The following claim languages are not clearly understood and indefinite:
  - i. Claim 1, line 3 recites "a master processing unit" it is unclear what constitutes a master processing unit as the specification or claim fails to define the functionality of the master processing unit or show difference from any other processing element of the system accordingly examiner interprets the master processing unit as any other processing element of the system.
  - ii. Claims 21 and 38 has similar deficiency as claim 1 above.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-5, 7-11, 14, 18-19, 38-41, 48, 50, 51, 53 and 56-59 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.( US Patent No. 5202987), in view of Barth et al.(US Patent No. 5504670).

4. As per claim 1, Bayer teaches the invention substantially as claimed including a resource management and task allocation controller for a multicore processor, the multicore processor comprising a plurality of interconnected processor elements, at least one of which is a master processor element, each interconnected processor element providing resources for processing executable transactions( abstract, lines 8) and said controller comprising:

control logic to allocate executable transactions within the multicore processor to one of the processor elements in accordance with one of a range of pre-defined allocation parameters, wherein the control logic is in communication with each of the plurality of interconnected processor elements (col 4, lines 18-40).

Bayer does not specifically disclose communication with each of the plurality of interconnected processor elements via a plurality of controller clients wherein each of said controller clients is associated with a corresponding interconnected processor element and each controller client is configured to control communication between each associated interconnected processing element and the rest of the mutlicore processor and where said control logic is separate from the master processor element.

However Birth teaches communication with each of the plurality of interconnected processor elements via a plurality of controller clients wherein each of said controller clients is associated with a corresponding interconnected processor element and each controller client is

Art Unit: 2195

configured to control communication between each associated interconnected processing element and the rest of the mutlicore processor and where said control logic is separate from the master processor element (col 5, lines 3-24; col 3, lines 65-67 through col 4, lines 1-9).

5. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Barth into the method of Bayer to have a plurality of controller clients associated with plurality of processor elements to control communication between the plurality of processing elements. The modification would have been obvious because one of the ordinary skills of the art would utilize the teaching of Barth to have plurality of controller clients associated with plurality of processing elements configured to control the communications to for a faster system communication and proper resource management between the processing elements.

6. As per claim 2, Bayer teaches the range of predefined allocation parameters included within the control logic of the controller contains a plurality of transaction scheduling rules, for scheduling the timing and/or order of execution of the executable transactions by the processor elements (col 5, lines 29-44).

7. As per claim 3, Bayer teaches the range of predefined allocation parameters included within the control logic of the controller contains a plurality of system management rules, for controlling the manner in which the executable transactions are executed by the processor elements (col 5, lines 29-44).

8. As per claim 4, Bayer teaches configured to generate instructions for communication to the processing elements (col 7, lines 28-33).

9. As per claim 5, Barth teaches configured to send a processor element configuration instruction to a processor element, which causes the said processor element in turn to be adapted so as to permit subsequent execution of an executable transaction allocated to that processor element by the controller (col 4, lines 1-9).

10. As per claim 7, Bayer teaches said control logic further comprises:

an executable transaction manager (col 4, lines 29-33); and;

a dedicated memory manager (col 4, lines 58-63);

wherein the said dedicated memory manager controls access by the executable transaction manager to the dedicated memory (col 7, lines 14-18).

11. As per claim 8, Bayer teaches the executable transaction manager further comprises an executable transaction input manager, configured to maintain an indication of available memory within the dedicated memory (col 7, lines 16-22).

12. As per claim 9, Bayer teaches the executable transaction input manager is configured to maintain a list of available memory locations within the dedicated memory (col 4, lines 58-57; col 5, lines 24-31).

13. As per claim 10, Bayer teaches the executable transaction input manager maintains the indication of available memory as a result of updated instructions from the dedicated memory manager (col 4, lines 63-68 through col 5; lines 1-3; lines 9-14).

14. As per claim 11, Bayer teaches the executable transaction to be allocated include threads, each of which form part of an application being executed upon the multicore processor, wherein at least some of the threads are independent threads capable of execution independently of other events, and wherein at least some of the threads are dependent threads, whose execution is dependent upon the existence of a predetermined event (col 5, lines 4-23).

15. As per claim 14, Bayer teaches the predetermined event is the completion of the execution of a previous thread (col 5, lines 14-17).

16. As per claim 18, Bayer teaches the control logic further comprises a system interface manager, in communication with the executable transaction manager, and configured to manage access by the controller to the multicore processor (col 10, lines 62-67).

17. As per claim 19, Bayer teaches the system interface manager is arranged to provide interconnect interfacing and configuration and run-time access to said executable transaction manager (col 10, lines 65-68 through col 11, lines 1-3).

Art Unit: 2195

18. As per claim 38, Bayer teaches the invention substantially as claimed including a method of controlling and allocating resources within a multicore processor having a plurality of processor elements ( col 4, lines 18-25), at least one of which is a master processor element, comprising:

receiving an executable transaction at a resource management and task allocation controller separate from the master processor element (col 4, lines 29-67).

allocating that executable transaction to a one of the processor elements independently of central processing unit control (col 4, lines 18-40).

Bayer do not specifically disclose wherein said allocating is via plurality of controller clients wherein each of said controller clients is associated with a corresponding processor element and each controller client is configured to control communication between each associated processing element and the rest of the multicore.

However, Barth teaches wherein said allocating is via plurality of controller clients wherein each of said controller clients is associated with a corresponding processor element and each controller client is configured to control communication between each associated processing element and the rest of the multicore (col 5, lines 3-24; col 3, lines 65-67 through col 4, lines 1-9).

19. As per claim 39, Bayer teaches directing the executable transaction to a one of the processor elements via a controller client (col 4, lines 58-60).



Art Unit: 2195

20. As per claim 40, Bayer teaches wherein the controller client is a hardware client (col 4, lines 18-33).

21. As per claim 41, Bayer teaches the controller client is a software client (col 4, lines 18-33).

22. As per claim 48, Bayer teaches allocating the executable transaction to a one of the processing elements based upon a pre-defined set of scheduling parameters (col 4, lines 58-68 through col 5, lines 1-3).

23. As per claim 50, Bayer teaches monitoring a list of the scheduling parameters for use by the controller (col 4, lines 29-33).

24. As per claim 51, Bayer teaches comprising altering the set of scheduling parameters over time (col 8, lines 36-68 through col 9, lines 1-3).

25. As per claim 53, Bayer teaches allocating the executable transaction to a one of the processing elements on the basis of the requirement to balance processor resources within the multicore processor (col 8, lines 26-29).

Art Unit: 2195

26. As per claim 56, Bayer teaches the step of monitoring the list of the scheduling parameters further comprises maintaining a list of pending tasks that are awaiting a predetermined event (col 4, lines 29-33; col 5, lines 14-16).

27. As per claim 57, Bayer teaches the predetermined event is a timer event, a synchronisation event or both (col 5, lines 9-16).

28. As per claim 58, Barth teaches maintaining a plurality of lists of pending tasks, according to mutually exclusive predetermined events (col 2, lines 52-64).

29. As per claim 59, Barth teaches the step of monitoring the list of the scheduling parameters further comprises maintaining a list of dispatched tasks that are awaiting execution on a particular processing resource (col 2, lines 52-64).

30. Claims 21-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al. (US Patent No. 5202987), in view of Barth et al.(Barth) US Patent No. 5504670, and in view of Ma et al. (US Patent No. 6496880).

31. As per claim 21, Bayer teaches the invention substantially including a multicore processor comprising:

Art Unit: 2195

a plurality of interconnected processor elements, at least one of which is a master processing unit, each element providing resources for processing executable transactions (figure 4);

a resource management and task allocation controller, in communication with each of the processor elements but separate from the master processing unit, and comprising control logic for allocating executable transactions within the multicore processor to a one of the processor elements in accordance with one of a range of pre-defined allocation parameters(col 4, lines 18-40); and

Bayer does not specifically a plurality of controller clients, at least one of which is associated with a corresponding one of the plurality of interconnected processor elements, wherein each controller client is configured to control communications between its said associated processing element and the rest of the multicore processor, dependent upon control signals from the task allocation controller.

However Barth teaches a plurality of controller clients, at least one of which is associated with a corresponding one of the plurality of interconnected processor elements, wherein each controller client is configured to control communications between its said associated processing element and the rest of the multicore processor, dependent upon control signals from the task allocation controller (col 5, lines 3-24; col 3, lines 65-67 through col 4, lines 1-9; col 4, lines 34-38).

32. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Barth into the method of Bayer to have a plurality of

Art Unit: 2195

controller clients associated with plurality of processor elements to control communication between the plurality of processing elements. The modification would have been obvious because one of the ordinary skills of the art would utilize the teaching of Barth to have plurality of controller clients associated with plurality of processing elements configured to control the communications to for a faster system communication and proper resource management between the processing elements.

Barth and Bayer do not specifically disclose wherein said plurality of interconnected processor elements are integrated into a single integrated circuit die.

However Ma wherein said plurality of interconnected processor elements are integrated into a single integrated circuit die (col 1, lines 27-30).

33. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Ma into the combined method of Birth and Bayer to have plurality of interconnected processor elements integrated into a single integrated circuit. The modification would have been obvious because one of the ordinary skills of the art would utilize the teaching of Ma to have plurality of processor cores interconnected into an integrated circuit to minimize the processor pin count (Ma, col 1, lines 53-57).

34. As per claim 22, Barth teaches a shared system bus accessible by both the controller and the plurality of interconnected processor elements (figure 4, element 410).

Art Unit: 2195

35. As per claim 23, Barth teaches an external interface, for connecting said multicore processor to one or more external devices (figure 1).

36. As per claim 24, Bayer teaches a dedicated memory in communication with the controller (col 4, lines 58-63).

37. As per claim 25, Bayer teaches the dedicated memory is exclusively accessible by the controller (col 4, lines 58-60).

38. As per claim 26, Bayer teaches the dedicated memory is accessible by both the controller and by at least one further component of the multicore processor (figure 7, “external access”; col 10, lines 29-49).

39. As per claim 27, Bayer teaches the dedicated memory comprises a plurality of individual memory elements (col 12, lines 49-63).

40. As per claim 28, Barth teaches the number of individual memory elements is user definable (col 4, lines 1-24).

41. As per claim 29, Barth teaches each memory element is of a similar size and the user definable number of memory elements results in a variable memory size (col 7, lines 21-37).

Art Unit: 2195

42. As per claim 30, Barth teaches at least one of the controller clients is a software application running on the associated processor element (col 4, lines 1-9).

43. As per claim 31, Barth teaches at least one of the controller clients is a hardware controller client, dependent on the functionality of the associated processor element (col 4, lines 1-9).

44. As per claim 32, Barth teaches each controller client further comprises a client control logic, for controlling the associated processor element, upon activation by a control signal from the said controller (col 5, lines 3-5; lines 33-38).

45. Claims 6 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.( US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), as applied to claim 1 above, and further in view of Bonala (US Patent No. 6,370,606).

46. As per claim 6, Bayer and Barth do not specifically disclose configured to generate instructions by the transmission of one or more interrupts to the processor elements.

However, Bonala teaches configured to generate instructions by the transmission of one or more interrupts to the processor elements (col 12, lines 59-67 through col 13, lines 1-2).

47. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Bonala into the combined method of Bayer and Barth to

Art Unit: 2195

generate instruction by the transmission of interrupts to processing elements. The modification would have been obvious because one of the ordinary skills of the art would issue commands to interrupt the processor to notify about inter-processor communication.

48. As per claim 20, Bonala teaches the control logic further comprises a system interrupt manager, for converting system interrupts in a first format employed within the multicore processor, into controller interrupts in a second, different format, which second format is understandable by the executable transaction manager (col 13, lines 1-4).

49. Claims 45 and 46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.( US Patent No. 5202987), in view of Barth et al.(US Patent No. 5504670), as applied to claim 38 above, and further in view of Gulick et al.(US Patent No. 6314501).

50. As per claim 45, Bayer and Barth do not specifically disclose at the controller client, storing the whole of a communication message from the rest of the multicore processor to the associated processor element; and subsequently passing the whole message to the associated processor element.

However Gulick teaches at the controller client, storing the whole of a communication message from the rest of the multicore processor to the associated processor element (col 38, lines 63-67 through col 39, lines 1-5); and

subsequently passing the whole message to the associated processor element (col 33, lines 48-59).

51. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Gulick into the combined method of Bayer and Barth to store the whole communication message at the transaction management client. The modification would have been obvious because one of the ordinary skills of the art would utilize the teaching of Gulick to store the communication message for passing that to the processing element for better and faster message response.

52. As per claim 46, Gulick teaches at the controller client, streaming communication messages from the rest of the multicore processor to the associated processor element (col 10, lines 64-67).

53. Claims 15-17, 42, 52, 55 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), as applied to claims 1 and 38 above, and further in view of Hirayama(US Patent No. 5592671).

54. As per claim 15, Bayer and Barth do not specifically disclose the executable transaction manager further comprises an executable transaction synchronisation manager, configured to maintain at least one pending queue list within the dedicated memory, indicative of dependent threads awaiting the occurrence of a predetermined event, and at least one timer queue list within the dedicated memory, indicative of threads awaiting a timing event.



Art Unit: 2195

However, Hirayama teaches the executable transaction manager further comprises an executable transaction synchronisation manager, configured to maintain at least one pending queue list within the dedicated memory, indicative of dependent threads awaiting the occurrence of a predetermined event, and at least one timer queue list within the dedicated memory, indicative of threads awaiting a timing event (col 2, lines 64-67 through col 3, lines 1-17).

55. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Hirayama into the combined method of Bayer and Barth to a list of threads waiting in a queue. The modification would have been obvious because one of the ordinary skills of the art would want to have a waiting queue to be able to manage the thread execution request in order with highest priority for better performance and timely execution of waiting transactions.

56. As per claim 16, Hirayama teaches the executable transaction manager further comprises an executable transaction output manager configured to maintain a plurality of dispatch queue structures within the dedicated memory, indicative of the threads awaiting execution on an associated one of the processor elements, and to maintain a plurality of ready queue structures within the dedicated memory, indicative of threads awaiting allocation to a one of the processor elements for execution there (figure 1, element 12; col 2, lines 58-65).

57. As per claim 17, Hirayama teaches the executable transaction manager further comprises an executable transaction schedule manager, configured to provide and maintain scheduling

Art Unit: 2195

decisions for prioritising the dispatch of threads from within the ready queues to the dispatch queue for each processor element (col 3, lines 18-29).

58. As per claim 42, Hirayama teaches storing a predetermined address within the controller client (col 4, lines 30-33).

59. As per claim 52, Hirayama teaches the step of maintaining the list of the scheduling parameters further comprises maintaining a list of ready tasks that may be carried out by one or more of the processor elements (col 2, lines 64-67 through col 3, line 1).

60. As per claim 54, Hirayama teaches preventing the allocation of the executable transaction to a one of the processor elements, when it is determined that it is desirable for that processor element to execute a higher priority task (col 4, lines 6-26).

61. As per claim 55, Hirayama teaches maintaining a list of executable transactions that have not been allocated for longer than a predetermined length of time (col 3, lines 18-29; col 4, lines 40-47).

62. As per claim 60, Hirayama teaches the step of moving a executable transaction awaiting a predetermined event to the dispatch queue, on expiration of a timeout (col 4, lines 40-43).

Art Unit: 2195

63. Claim 47 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), as applied to claim 38, and further in view of Edahiro et al.(US Patent No. 7,464,377).

64. As per claim 47, Bayer and Barth do not specifically disclose creating, executing or deleting an executable transaction for a first controller client, with a second controller client.

However Edahiro teaches creating, executing or deleting an executable transaction for a first controller client, with a second controller client (col 8, lines 62-65).

65. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Edahiro into the combined method of Bayer and Barth to creating, executing or deleting an executable transaction for a first controller client, with a second controller client. The modification would have been obvious because one of the ordinary skills of the art would be utilize the teaching of Edahiro to execute and executable transaction for a first controller client with a second controller client for better load distribution.

66. Claims 12, 13 and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al.(US Patent No. 5504670), as applied to claim 38, and further in view of Summer, Jr. et al.(US Patent No. 4414624).

Art Unit: 2195

67. As per claim 12, Bayer and Barth do not specifically disclose the control logic further comprises a time manager configured to provide timer functions for synchronization purpose to said executable transaction manager.

However Summer teaches the control logic further comprises a time manager configured to provide timer functions for synchronization purpose to said executable transaction manager (col 14, lines 2-41; col 20, lines 41-59).

68. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Summer into the combined method of Bayer and Barth to have a time manager configured to provide timer functions for synchronization purpose to said execution transaction manager. The modification would have been obvious because one of the ordinary skills of the art would be motivated to utilize the teaching of Summer to have a time manager for synchronization purpose to execute the tasks properly on time.

69. As per claim 13, Bayer teaches the predetermined event is a timing event (col 14, lines 16-31).

70. As per claim 49, Bayer and Barth do not specifically disclose the set of scheduling parameters is user-definable (col 5, lines 29-44; Bayer)

However, Summer teaches the set of scheduling parameters is user-definable (col 15, lines 12-27).

Art Unit: 2195

71. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Summer into the combined method of Bayer and Barth to have user definable scheduling parameters. The modification would have been obvious because one of the ordinary skills of the art would be motivated to modify the teaching of Bayer to be able to have user definable scheduling parameters for better system management as desirable by the system user.

72. Claims 33-37, 45 and 46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), in view of Ma et al. (US Patent No. 6496880), as applied to claims 1, 21, and 38 above, and further in view of Gulick et al.(US Patent No. 6314501).

73. As per claim 33, Bayer, Barth and Ma do not specifically disclose each controller client further comprises a plurality of buffers, for temporary storage of communication messages sent between the said processor element and the rest of the multicore processor.

However Gulick teaches each controller client further comprises a plurality of buffers, for temporary storage of communication messages sent between the said processor element and the rest of the multicore processor (col 10, lines 64-67; col 38, lines 63-67 through col 39, lines 1-5).

74. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Gulick into the combined method of Ma, Bayer and Barth to have plurality of buffers for storing of communication messages sent between the

Art Unit: 2195

processor elements. The modification would have been obvious because one of the ordinary skills of the art would utilize the teaching of Gulick to have plurality of buffers for storing the messages for different processing elements for faster communication between the processing elements.

75. As per claim 34, Gulick do not specifically disclose the plurality of buffers are first in first out buffers.

76. It would have been obvious to one of the ordinary skill in the art at the time of the invention to have a first in first out buffer to be able to have a fast communication between the processors.

77. As per claim 35, Gulick teaches each controller client further comprises a plurality of memory elements, each configured to store an address (col 6, lines 8-12).

78. As per claim 36, Gulick teaches each controller client further comprises a plurality of comparators, each comparator configured to compare an address generated by the associated processor element with an address stored in a one of the memory elements (col 20, lines 19-25).

79. As per claim 37, Gulick teaches each controller client further comprises a subtractor, configured to subtract an address stored in a one of the memory elements from an address generated by the associated processor element (col 19, lines 64-67 through col 20 lines 1-18).

80. Claims 43 and 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), as applied to claim 38 above, in view of Hirayama(US Patent No. 5592671), and further in view of Gulick et al.(US Patent No. 6314501).

81. As per claim 43, Bayer, Barth and Hirayama do not specifically disclose at the controller client, subtracting the predetermined address from an address generated by the associated processing element to produce a normalised address.

However, Gulick teaches at the controller client, subtracting the predetermined address from an address generated by the associated processing element to produce a normalised address (col 19, lines 64-67 through col 20 lines 1-18).

82. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Gulick into the combined method of Bayer, Barth and Hirayama to subtract predetermined address from the address generated from the processing element . The modification would have been obvious because one of the ordinary skills of the art would want to be able to allocate available memory location from the change since the memory was pre-allocated.

Art Unit: 2195

83. As per claim 44, Gulick teaches at the controller client, comparing an address generated by the associated processor element with the stored predetermined address (col 20, lines 19-25); and

configuring the processor element dependent on the result of the comparison (col 20, lines 26-30).

84. Claim 61 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bayer et al.(US Patent No. 5202987), in view of Barth et al(US Patent No. 5504670), in view of Ma et al. (US Patent No. 6496880), as applied to claim 21, and further in view of Monahan(US Patent No. 4001783).

85. As per claim 61, Bayer, Barth and Ma do not specifically disclose wherein said resource management and task allocation controller comprises an external interrupt control logic for processing external interrupts through a priority structure, wherein said external control logic controllably interrupts said plurality of processing elements based on said priority structure.

However Monahan teaches resource management and task allocation controller comprises an external interrupt control logic for processing external interrupts through a priority structure, wherein said external control logic controllably interrupts said plurality of processing elements based on said priority structure (col 2, lines 35-55).

86. It would have been obvious to a person of ordinary skill in art at the time of invention was made to incorporate the teaching of Monahan into the combined method of Bayer, Barth and



Art Unit: 2195

Ma to have a priority structure for external priority. The modification would have been obvious because one of the ordinary skills of the art would be motivated to modify the teaching of Bayer, Ma and Barth to be able to have priority structure for interrupts including external interrupts to manage the task execution in a priority structure without interrupting tasks with higher priority in process.

***Remarks***

87. Applicant fails to response to the 112 rejection regarding the “master processing element” not having any functionality. Therefore the rejection is maintained.

***Response to Arguments***

88. Applicant’s arguments filed 1/26/2010 regarding claims 21, 1 and 38 have been fully considered but they are not persuasive.

89. In remarks applicant argues that:

(1) Bayer fails to teach plurality of interconnected processor elements via a plurality of controller clients wherein each of said controller clients is associated with a corresponding interconnected processor element and each controller client is configured to control communication between each associated interconnected processing element and the rest of the mutlicore processor.

90. Examiner respectfully disagree with the applicant:

Art Unit: 2195

i. As to point (1), applicant supports his argument mentioning that Barth teaches each processor has its own sub-controller to aide in resource allocation but fails to teach the limitation of each controller client is configured to control communications between its associated processing element and rest of the multimode processor as claimed.

Examiner respectfully disagrees with the applicant. The claim limitation is broad and does not specifically disclose what constitutes as communication between the pluralities of processors. However Barth teaches a plurality of processing elements having associated sub-controller and each sub-controller is configured to allocate resources to a the associated processor for task execution and also communicates with other processors for resources allocation and re-allocation that is required for task execution and each sub-controller is connected to the common bus that allows access to all the processors to the common bus(col 5, lines 3-23).

### ***Conclusion***

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2195

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ABDULLAH AL KAWSAR whose telephone number is (571)270-3169. The examiner can normally be reached on 7:30am to 5:00pm, EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng Ai T. An can be reached on 571-272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Abdullah-Al Kawsar/  
Examiner, Art Unit 2195

/Li B. Zhen/  
Primary Examiner, Art Unit 2194